登录 | 注册 | 充值 | 退出 | 公司首页 | 繁体中文 | 满意度调查
综合馆
基于双阈值电压分配算法的芯片功耗优化设计
参考文献
  • [1] 李先锐,葛海波,来新泉,李玉山. 芯片动态门限静态功耗的优化技术. 电子科技大学学报, 2009,03
  • [2] 邢军,王冠军. 双阈值VLSI低测试功耗方法研究. 计算机应用研究, 2009,04
  • [3] 高丹,刘海涛. CMOS数字电路低功耗的层次化设计. 微电子学与计算机, 2008,01
  • [4] 王冠军,周勇,赵莹,王茂励. VLSI电路低功耗设计研究进展. 微电子学, 2011,02
  • [5] JEON H J,KIM Y B,CHOI M.Standby leakage power reduction technique for nanoscale CMOS VLSI systems[J].IEEE Trans on Instrumentation and Measurement,2010,59 (5):1127-1133.. 2010
  • [6] YU Jun-bo,ZHOU Qiang,QU Gang,et al.Behavioral.level dualVth design for reduced leakage power with thermal awareness[C]//Proc of Design,Automation & Test in Europe Conference & Exhibition.2010:1261-1266.. 2010
  • [7] SAINI P.Leakage power reduction in CMOS VLSI circuits[J].International Journal of Computer Applications,2012,55 (8):42-48.. 2012
  • [8] CHABINI N,BELKOUCH S.An algorithm for reducing leakage power dissipation in combinational digital designs using dual threshold voltages[C]//Proc of IEEE International Conference on Multimedia Computing and Systems.2011:1-6.. 2011
  • [9] KULKARNI S H,SYLVESTER D M,BLAAUM D T.Design-time optimization of post-silicon tuned circuits using adaptive body bias[J].Computer-Aided Design of Integrated Circuits and Systems,2008,27 (3):481-494.. 2008
  • [10] LIN Tao,DONG She-qin,CHEN Song,et al.Novel and efficient min cut based voltage assignment in gate level[C]//Proc of International Symposium on Quality Electronic Design.2011:1-6.. 2011
查看更多︾
相似文献 查看更多>>
35.172.100.232