登录 | 注册 | 充值 | 退出 | 公司首页 | 繁体中文 | 满意度调查
综合馆
WISHBONE片上总线符号模型检测
  • 摘要

    随着多核体系结构的出现和普及,片上总线逐渐成为影响片上系统功能和性能的关键部件.因此,片上总线的验证成为片上系统设计中一个重要组成部分.模型检测作为一种主流的形式化验证方法,可以自动化穷举搜索系统行为以决定片上系统的设计是否满足设计规范.然而,模型检测受制于状态空间爆炸问题,且现有规范语言如计算树逻辑和线性时序逻辑等的描述能力有限.提出了一种基于命题投影时序逻辑的WISHBONE片上总线符号模型检测方法.该方法将以Verilog硬件描述语言实现的WISHBONE总线转化为以NuSMV模型检测工具的建模语言SMV描述的系统模型,使用命题投影时序逻辑描述WISHBONE总线期望的性质,通过PLSMC工具验证系统模型是否满足期望的性质.实验结果表明该方法能够有效验证WISHBONE片上总线的定性性质,以及时间敏感和迭代性等定量性质.

  • 作者

    逄涛  段振华  Pang Tao  Duan Zhenhua 

  • 作者单位

    西安电子科技大学计算理论与技术研究所 西安710071

  • 刊期

    2014年12期 ISTIC EI PKU

  • 关键词

    时序逻辑  符号模型检测  WISHBONE总线  片上系统  形式化验证  temporal logic  symbolic model checking  WISHBONE on-chip bus  system on chip (SoC)  formal verification 

参考文献
  • [1] 杨志,马光胜,张曙. 基于多项式符号代数方法的高层次数据通路的等价验证. 计算机研究与发展, 2009,3
  • [2] 张立明,欧阳丹彤,白洪涛. 基于半扩展规则的定理证明方法. 计算机研究与发展, 2010,9
  • [3] 逄涛,段振华,刘晓芳. Verilog程序的命题投影时序逻辑符号模型检测. 西安电子科技大学学报(自然科学版), 2014,2
  • [4] . http://www.OpenCore.org
  • [5] Morawice A;Ubar R;Raik J. Cycle-based simulation algorithms for digital systems using high-level decision diagrams. Piscataway,NJ:IEEE, 2000
  • [6] Mattia M;Del Giudice P. Efficient event-driven simulation of large networks of spiking neurons and dynamical synapses. Neural Computation, 2000,10
  • [7] Preis T;Virnau P;Paul W. GPU accelerated Monte Carlo simulation of the 2D and 3D Ising model. Journal of Computational Physics, 2009,12
  • [8] Nakamura Y;Hosokawa K;Kuroda I. A fast hardware/software co-verification method for system-on-achip by using a C/C++ simulator and FPGA emulator with shared register communication. New York:ACM, 2004
  • [9] Cohen B;Venkataramanan S;Kumari A. Using PSL/Sugar with HDL for Formal and Dynamic Verification:Guide to Property Specification Language for Assertion-Based Verification. Palos Verdes Peninsula,CA:VhdlCohen Publishing, 2004
  • [10] Clarke M;Grumberg O;Peled A. Model Checking. Cambridge:The MIT Press, 2000
  • [11] Ben-Ari M;Manna Z;Pnueli A. The temporal logic of branching time. ACTA INFORMATICA, 1983,01
  • [12] Pnueli A. The temporal logic of programs. Los Alamitos,CA:IEEE Computer Society, 1977
  • [13] Badawy W;Jullien G. System-on-Chip for Real Time Applications. Amsterdam,Netherlands:Kluwer Academic Publishers, 2003
  • [14] Duan Zhenhua. Temporal Logic and Temporal Logic Programming. 北京:科学出版社, 2006
  • [15] Duan Zhenhua. An extended interval temporal logic and a framing technique for temporal logic programming. Newcastle:University of Newcastle Upon Tyne, 1996
  • [16] Duan Zhenhua;Tian Cong;Zhang Li. A decision procedure for propositional projection temporal logic with infinite models. ACTA INFORMATICA, 2008,01
  • [17] Tian Cong;Duan Zhenhua. Proposition projection temporal logic,Büchi automata and omega-expressions. Berlin:Springer-Verlag, 2008
  • [18] Tian Cong;Duan Zhenhua. Model checking proposition projection temporal logic based on SPIN. Berlin:Springer-Verlag, 2007
  • [19] Holzmann J. The Spin Model Checker:Primer and Reference Manual. Boston,MA:Addison-Wesley, 2004
  • [20] McMillian L. Symbolic model checking:an approach to the state explosion problem. Pittsburgh,PA:Carnegie Mellon University, 1993
  • [21] Pang Tao;Duan Zhenhua;Tian Cong. Symbolic model checking for propositional projection temporal logic. Los Alamitos,CA:IEEE Computer Society, 2012
  • [22] Bryant R E. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computers, 1986,08
  • [23] Wolper PL. Temporal logic can be more expressive. Information and Control, 1983,01
  • [24] IEEE Standard 1364. IEEE Standard Verilog Hardware Description Language. Los Alamitos,CA:IEEE Computer Society, 2001
  • [25] Cimatti A;Clarke M;Giunchiglial F. NuSMV:A new symbolic model verifier. Berlin:Springer-Verlag, 1999
  • [26] Pang Tao;Duan Zhenhua. Symbolic model checking for embedded systems:A case study. Piscataway,NJ:IEEE, 2012
  • [27] Cadence Berkeley Labs. vl2smv-translator from Synchronous Verilog to SMV. http://www.mimuw.edu.pl/~ sl/teaching/PMW/SMV-doc/vl2smv.txt, 2013-11-15
  • [28] Clarke E;Jain H;Kroening D. Predicate abstraction and refinement techniques for verifying Verilog,CMU-CS-04-139. Pittsburgh,PA:Carnegie Mellon University, 2013-11-15
  • [29] Andrews J. Co-verification of Hardware and Software for ARM SoC Design. Oxford:Newnes, 2004
  • [30] OpenCores Organization. Specification for the:WISHBONE System-on-Chip (SoC) interconnection architecture for portable IP cores Revision:B.4. http://opencores.org/websvn,filedetails? repname =pif2wb&path =% 2Fpif2wb% 2Ftrunk% 2FPIF2WB UserManual.pdf, 2013-11-15
  • [31] Rudolf Usselmann. WISHBONE interconnect matrix IP core. http://opencores.org/websvn,filedetails? repname =wb_conmax&path=% 2Fwb_conmax%2Ftrunk % 2Fdoc% 2Fconmax.pdf, 2013-11-15
  • [32] IBM. The CoreConnec Bus Architecture. https://www-01.ibm.com/chips/techlib/techlib.nsf/techdocs/852569B20050FF77852569910050C0FB/MYMfile/crcon_wp.pdf, 2013-11-15
  • [33] Miti(c) M;Stoj(c)ev M. An overview of on-chip buses. Facta Universitatis-series:Electronics and Energetics, 2006,03
  • [34] Muraoka M;Nishi H;Morizawa R K. Design methodology for SoC architectures based on reusable virtual cores. Piscataway,NJ:IEEE, 2004
查看更多︾
相似文献 查看更多>>
3.80.223.123